Astera Labs
San Jose, CA
AI/ML Intern Silicon Development Automation
Skip the busywork
ApplyBolt rewrites your resume for this exact role and hits submit. You just pick the jobs.
Resume tailored to this roleApplied in secondsTrack every application
Download the appAbout this role
Position Overview
We are seeking an AI/ML intern to support the development of AI-enabled workflows that accelerate silicon chip design processes. You will work with generative AI or deep learning techniques to assist in optimizing EDA (Electronic Design Automation) workflows, in frontend design or verification tasks.
Key Responsibilities
AI/ML Development Support
- Assist in developing AI-enabled automation solutions for silicon development workflows including circuit design, verification, debugging.
- Support integration of domain-specific EDA tools with LLM capabilities
Technical Implementation
- Write Python code for AI agents or assistants and evaluations for the front-end design and verifcation workflow.
- Build tools, agent skills for processing design and verification code and data.
- Contribute to evaluation frameworks for evaluation AI systems.
- Participate in building benchmark datasets for silicon development AI applications.
- Apply context engineering techniques to solve design and verification problems.
Required Qualifications
Education
- Currently pursuing BS or MS in Computer Science, Electrical Engineering, Computer Engineering, or related field
- Relevant coursework in machine learning and VLSI design
Technical Skills
- Strong Python programming skills
- Understanding of machine learning fundamentals
- Coursework or project experience in one or more:
- Deep learning or generative AI
- VLSI design (frontend or backend)
- EDA tools or design automation
- Academic projects, coursework, or GitHub repositories showing:
- ML/AI development experience, OR
- Chip design/verification projects, OR
- Combination of AI and hardware design work
What You'll Gain
- Hands-on experience applying AI/ML to real-world chip design challenges
- Exposure to generative AI and agentic workflows in chip design
- Mentorship from experienced engineers in AI and silicon development