NVIDIA
Santa Clara, CA
ASIC Physical Design and Timing Engineer – New College Grad
Skip the busywork
ApplyBolt rewrites your resume for this exact role and hits submit. You just pick the jobs.
Resume tailored to this roleApplied in secondsTrack every application
Download the appAbout this role
NVIDIA is seeking a new college graduate for an ASIC Physical Design and Timing Engineer role in Santa Clara, CA. This position will involve contributing to the physical implementation and timing sign-off of cutting-edge ASIC designs, working on high-performance GPUs and AI accelerators.