ASIC RTL Design Engineer – PhD Graduate

Google is seeking a PhD Graduate for an ASIC RTL Design Engineer role in Sunnyvale, CA. This position involves designing and verifying complex digital circuits at the Register Transfer Level (RTL) for Google's cutting-edge hardware, contributing to the development of next-generation AI and computing technologies.