Intel
Santa Clara or Folsom or Hillsboro or Austin

EDA Design Flow Development Engineer

Hybrid$141,910 - $269,100/yrPosted Jun 12, 2026

We tailor your resume to this role and apply for you in seconds.

Apply to EDA Design Flow Development Engineer at Intel

Job details

Location
Santa Clara or Folsom or Hillsboro or Austin
Work type
Hybrid
Compensation
$141,910 - $269,100/yr
Posted
Jun 12, 2026
Apply on
intel.wd1.myworkdayjobs.com

About this role

Bachelor's in CE/EE/CS (or related) plus 6+ years (4+ with MS, 2+ with PhD). Experience with EM/IR reliability concepts, Redhawk/Totem, SPICE, parasitic extraction, transistor-level power integrity, and scripting/automation in Linux.

What you'll do at Intel:

  • developing flows
  • maintaining flows
  • performing verification

Apply to this EDA Design Flow Development Engineer role at Intel with a tailored resume on ApplyBolt.

Ready to apply to Intel?
We tailor your resume to this role and apply for you.

About Intel

Intel
Santa Clara or Folsom or Hillsboro or Austin