Senior Digital Design Engineer, IP and Methodology

Bachelor's degree in Electrical Engineering; 3+ years in SoC/silicon; RTL/systemVerilog; CPU subsystem or embedded processor integration; security fundamentals in silicon; clocking, CDC, RDC; SystemVerilog and Python in production.

What you'll do at Astera Labs:

• RTL design
• Verification
• Automation

Apply to this Senior Digital Design Engineer, IP and Methodology role at Astera Labs with a tailored resume on ApplyBolt.