SoC Physical Design Engineer - Static Timing Analysis

As a SoC Physical Design Engineer specializing in Static Timing Analysis at Apple, you will be responsible for ensuring the timing performance of complex System-on-Chip designs. This role involves identifying and resolving timing violations, optimizing clock networks, and collaborating with cross-functional teams to achieve aggressive performance targets for Apple's cutting-edge products.