Cadence
San Jose, California
Principal Analog IC Design Engineer, High Speed SerDes
24,226applications sent for our users this week
This job. More like it. We find them and apply for you.
ApplyBolt finds jobs that match you, tailors your resume to each role, and submits applications on company sites. All handled for you.
We tailor your resume to this role and apply for you in seconds.
Apply to Principal Analog IC Design Engineer, High Speed SerDes at CadenceJob details
- Location
- San Jose, California
- Work type
- Onsite
- Compensation
- $136,500 - $253,500/yr
- Posted
- Aug 13, 2026
- Apply on
- cadence.wd1.myworkdayjobs.com
About this role
Minimum 7 years in CMOS SerDes or high-speed I/O IC design; MS or PhD in electrical engineering; analog/mixed-signal design, verification, CAD tools, and circuit simulation experience required.
What you'll do at Cadence:
- designing circuits
- verifying designs
- simulating circuits
Apply to this Principal Analog IC Design Engineer, High Speed SerDes role at Cadence with a tailored resume on ApplyBolt.
Ready to apply to Cadence?
ApplyBolt finds matching jobs, tailors your resume, and submits applications for you.