Intel
Phoenix or Santa Clara or Chandler
Senior Static Timing Analysis (STA) Engineer
We tailor your resume to this role and apply for you in seconds.
Apply to Senior Static Timing Analysis (STA) Engineer at IntelJob details
- Location
- Phoenix or Santa Clara or Chandler
- Work type
- Hybrid
- Compensation
- $164,470 - $269,100/yr
- Posted
- 5 days ago
- Apply on
- intel.wd1.myworkdayjobs.com
About this role
Bachelor's degree plus 6+ years, or master's degree plus 4+ years, in a relevant STEM field; 5+ years in SoC static timing analysis, clock networks, timing closure, physical design, TCL scripting, and timing budgeting.
What you'll do at Intel:
- analyzing timing
- optimizing designs
- developing methodologies
Apply to this Senior Static Timing Analysis (STA) Engineer role at Intel with a tailored resume on ApplyBolt.
Ready to apply to Intel?
We tailor your resume to this role and apply for you.